Direct mapping problems
Obviously many memory addresses map to the same cache address
needs to be some way to disambiguate them
How do we know when an item in the cache is valid?
eg, at startup the cache is empty
What happens when there is a miss?
Previous slide
Next slide
Back to first slide
View graphic version