


W. B. Langdon

GISMO, Department of Computer Science, University College London, Gower Street, London WC1E 6BT, UK (Email: w.langdon@cs.ucl.ac.uk)

Genetic Programming Speeds up Existing CUDA kernel



1 Helping the GPU Programmer

GPUs have a deserved reputation for being hard to program. In addition to the usual programming tasks of algorithm design, an efficient design must exploit the GPU's hardware. A programmer must answer questions like: what is the best way of allocating data to textures, global, shared or local memory? This stereo vision example shows that genetic programming (GP) can take this load from the programmer's shoulders and automatically configure and modify CUDA kernels to best exploit the capabilities of each GPU.

2 6 types of GPU

Name	year	MP	Cores	Clock
Quadro NVS 290	2007	1.1	2 x 8	16 0.92 GHz
GeForce GTX 295	2009	1.3	30 x 8	240 1.24 GHz
Tesla T10	2009	1.3	30 x 8	240 1.30 GHz
Tesla C2050	2010	2.0	14 x 32	448 1.15 GHz
GeForce GTX 580	2010	2.0	16 x 32	512 1.54 GHz
Tesla K20c	2012	3.5	13 x 192	2496 0.71 GHz

3 Tradeoff 2 objectives Pareto front




Figure 2

4 Calculating stereo discrepancy



Figure 3: For each left pixel find horizontal offset of best corresponding right pixel. Not to scale.
Min Sum (diff^2) 11×11




Figure 4: Images split into tiles. Each run in parallel. Smaller tiles gives more parallelism but halos mean fastest size processes 2.4x more pixels.

5 GP Evolving Patches to CUDA




Figure 5

6 Six Tailored Kernels




Figure 7: Tuned kernels for each of six GPUs. For K20c 320x240 image pairs split into $6 \times 48 = 288$ tiles processed in parallel. Speedup in red.

7 GP Patches to K20c Kernel

Non-default configuration	Value
ROWSperTHREAD	5
BLOCK_W	64
DPER	enabled
dperblock	2
XHALO	enabled
STORE_disparityMinSSD	SHARED
STORE_disparityPixel	SHARED
Remove CUDA code	New CUDA code
int * __restrict__ disparityMinSSD,	
volatile extern __attribute__((shared)) int col_ssd[];	extern __attribute__((shared)) int col_ssd[];
volatile int* const reduce_ssd = &col_ssd[(64)*2 - 64];	int* const reduce_ssd = &col_ssd[(64)*2 - 64];
if(X < width && Y < height)	#pragma unroll 11
if(dblockIdx==0)	__syncthreads();
	#pragma unroll 3

More examples: Evolving a CUDA Kernel from an nVidia Template, W.B. Langdon and M. Harman. In WCCI 2010, pages 2376-2383, 18-23 July, Barcelona

8 Software speedup up to 6.8 times

- * Considerable software speedups possible in addition to hardware speedup by both tuning parameters and adjusting CUDA kernel code when moving to new GPU. (Best 43x.)
- * Software speedup up to 6.8x (median 4.0).
- * In future optimise multiple properties, e.g. MPI bandwidth, memory, battery life (3D VR on phones).

Acknowledgments: Joe Stam nVidia Stereocamera (SourceForge). Microsoft I2I images. C2050s and K20c given by nVidia.

Figure 6: 12 Evolvable configuration macros

Name	Default	Options
Cache preference	None	None, Shared, L1, Equal
-Xptxas -dclm		ca, cg, cs, cv
OUT_TYPE	float	float, int, short int, unsigned char
STORE_disparityPixel	GLOBAL	GLOBAL, SHARED, LOCAL
STORE_disparityMinSSD	GLOBAL	GLOBAL, SHARED, LOCAL
DPER	Disabled	0,1
XHALO	Disabled	0,1
_mul24	_mul24	_mul24 *
GPtextrureadmode	NormalizedFloat	NormalizedFloat, ElementType, no Textures
texturefilterMode	Linear	Linear, Point
textureaddressMode		Clamp, Mirror, Wrap
texturenormalized		0,1
Fixed mutation	Tesla T10	Tesla C2050
Cache	None	L1
-Xptxas -dclm	ca	52
OUT_TYPE	float	50
STORE_disparityPixel	LOCAL	74
STORE_disparityMinSSD	SHARED	float
DPER	disabled	76
XHALO	disabled	76
_mul24(a,b)	100	GLOBAL
GPtextrureadmode	*	70
texturefilterMode	Normalized	Normalized
textureaddressMode	Linear	100
texturenormalized	default	100
textureaddressMode	Wrap	100
	82	100
	default	100
	72	100
	40	100
	66	100
	Mirror	100
	42	100
	Mirror	100