

Stability in Weak Memory Models

Table of Power assembly instructions

Jade Alglave^{1,2} and Luc Maranget²

¹ University of Oxford ² INRIA

Name	Code	Comment
plain load	<code>lwz r1,0,r2</code>	loads into <code>r1</code> from the address in <code>r2</code>
plain store	<code>stw r1,0,r2</code>	stores from <code>r1</code> into the address in <code>r2</code>
load reserve	<code>lwarx r1,0,r2</code>	loads from the address in <code>r2</code> into <code>r1</code> and reserves the address in <code>r2</code>
store conditional	<code>stwcx. r1,0,r2</code>	checks if the address in <code>r2</code> is reserved; if so, stores from <code>r1</code> into this address; if not, fails
branch not equal	<code>bne L</code>	checks if a certain register holds 0, if not branches to <code>L</code>
compare	<code>cmpw r4, r6</code>	compares values in <code>r4</code> and <code>r6</code>
isync	<code>isync</code>	when placed after a <code>bne</code> , forms a RW, RR non-cumulative barrier
lwsync	<code>lwsync</code>	RW, RR, WW A- and B-cumulative barrier
sync	<code>sync</code>	RW, RR, WW, WR A- and B-cumulative barrier