Mips Code Examples

• Peter Rounce P.Rounce@cs.ucl.ac.uk

Some C Examples

Assignment : *int* j = 10; *// space must be allocated to variable j*

Possibility 1: j is stored in a register, i.e. register \$2

then the MIPS assembler for this is :-

addi \$2, \$0, 10 : \$2 <- \$0 + sign-extend[10]

Possibility 2: j is stored in memory, i.e. memory 0x12345678

then the MIPS assembler for this might be:-

- lui \$1, 0x1234 : $\$1 \leftarrow 0x12340000$ Get address in \$1
- ori $\$1, \$1, 0x5678 : \$1 \leftarrow 0x12345678$
- addi \$8, \$0, 10 : $\$8 \leftarrow \$0 + \text{sign-extend}[10]$ Get 10 in \$8
- sw \$8, 0(\$1) : Mem[\$1 + 0] \leftarrow \$8 Store $10 \rightarrow 0x12345678$ 10/7/2012 GC03 Mips Code Examples

Program to calculate Absolute value of difference between
2 input numbers: |A - B| (demonstrates if)

Program reads A from 4 bytes of memory starting at address 12345670_{16} . Program reads B from 4 bytes of memory starting at address 12345674_{16} . Program writes |A-B| to 4 bytes of memory starting at address 12345678_{16} .

Assembler		# Comment
lui ori lw lw	\$10, 0x1234 \$10, \$10, 0x5670 \$4, 0(\$10) \$5, 4(\$10) \$12, \$5, \$4	<pre># put address of A into register \$10 # read A from memory into register \$4 # read B from memory into register \$5 (A address+4) # subtract A from B => B-A into register \$12</pre>
bgez sub sw	\$12, \$3, \$4 \$12,+1 \$12, \$4, \$5 \$12, 8(\$10)	 # branch if B-A is positive to 'sw' instruction # subtract B from A => A-B into register \$12 # store register \$12 value, A-B , into memory

N.B. program uses displacement to access other locations from address of memory storing value of A

10/7/2012

Given the binary for an instruction e.g.:





10/7/2012

Shift Instructions:



Example: Let \$4 == 2, then sll \$5, \$4, 3 shifts the contents of \$4 left 3 places: (2<<3)→ 16 which is stored in \$5.</p>



shift left logical variable: sllv rd, rt, rs

: rs holds shift- amount for shifting rt with result into rd
: rd ← rt << rs

shift right logical:		reverse of shift left logical
	srl rd, rt, shift-a	mount : 0s placed on left
e.g. $$5 = 16$ then	srl \$6, \$5, 3	: \$6
	6 == 2 after ins	struction

shift right logical variable: srlv rd, rt, rs as sllv but shift right

Shift right arithmetic: shift ri

shift right with sign duplication

shift right arithmetic: sra rd, rt, shift-amount shift right arithmetic variable: srav rd, rt, rs

arithmetic shifts duplicate the sign bit : Is are placed on right for -ve values 1111110000 (>> 2) →111111100 10/7/2012 GC03 Mips Code Examples (>> 2) →0000111100

Branches - a *Reminder!!!!!*

Instructions are always 4 bytes long in Mips.

Instructions are always stored at addresses that are an integer multiple of 4:- 0, 4, 8, ... 0x2C, 0x30, 0x12345678, 0x1234567C.....

pc always points at an instruction,
i.e. pc always holds a multiple of 4
Branches always change pc by a multiple of 4
Branch offset is number of instructions to branch, not number of addresses!

Branch target address calculation:- pc + (offset *4) 10/7/2012 GC03 Mips Code Examples

Conditional Branch Instructions – using labels calculating offsets is difficult – use a label instead!



Assembler Program calculates difference between address of instruction following the branch and the address of Label (label address – pc), divides by 4 and stores this value, the number of insructions to branch, in offset field of instruction.

6 Bits	5 Bits	5 Bits	16-bit
ор	rs	rt	offset

Other Branches

These branches test the contents of a single register against 0.

branch on greater than or equal zero:

ł	ogez	register, label	: if (register >= 0) pc ← address of label : if (register >= 0) pc ← pc + offset*4
branch c	on grea	ter than zero:	
ł	ogtz	register, label	: if (register > 0) pc ← address of label : if (register > 0) pc ← pc + offset*4
branch c	on less	than or equal zero:	
k	olez	register, label	: if (register <= 0) pc ← address of label : if (register <= 0) pc ← pc + offset*4
branch c	on less	than zero:	
k	oltz	register, label	: if (register < 0) pc ← address of label : if (register > 0) pc ← pc + offset*4

Note: branches can only go –32768 instructions back & 32767 forward memory address space in Mips is 1G instructions!!!!!!!!!

10/7/2012

What about comparing 2 registers for < and >=?

Use a Set instruction followed by a conditional branch. Comparison Instructions R-Format versions: compare 2 register and put result into 3rd register

Set less than (signed):slt rd, rs, rt: if rs<rt set rd=1 else set rd=0</th>Set less than unsigned:sltu rd, rs, rt: if rs<rt set rd=1 else set rd=0</td>

I-Format versions: compare register and constant, put result into 2nd register Set less than immediate (signed): **slti rd, rs, imm** : if rs<imm set rd=1 else set rd=0 Set less than unsigned immediate: **sltui rd, rs, imm** : if rs<imm set rd=1 else set rd=0

The immediate value, (imm), is 16-bits and is sign-extended to 32 bits before comparison.

Use *beq* or *bne* against *reg* \$0 to test result register rd after *set*.

10/7/2012

Setting the elements of an array to zero

Data declarations:- unsigned i ; int array[10] ;

N.B. C creates the space for both these automatically no *new* required.

10/7/2012

Let the variable i be stored in register \$4 Let 'int array' start at address 12345678₁₆ Each integer occupies 4 addresses

Use \$8 and \$9 for temporary storage of intermediate values

i=0			i<10
	add	\$4, \$0, \$0	: set $4=0:0 \rightarrow i$
loop:	slti	\$8, \$4, 10	: set \$8=1 if \$4 < 10 otherwise \$8=0
	beq	\$8, \$0, end	: if \$8=0 (\$4>=10) branch to <i>end</i> label
	lui	\$8, 0x1234	$:$ \$8 \leftarrow 0x12340000
	ori	\$8, \$8, 0x5678	: \$8 ← \$8 0x5678 : \$8 =0x12345678
	sll	\$9, \$4, 2	: \$9 ← \$4 << 2 : \$9 ← i*4
	add	\$8, \$8, \$9	: form address of array[i] in \$8
i	SW	\$0, 0(\$8)	: store 32-bits of zero from \$0 into array[i]
1	addui	\$4, \$4, 1	: i++
	beq	\$0, \$0, loop	: branch to label loop - always branches
<i>end:</i> 10/7/2	2012	GC03	Mips Code Examples



10/7/2012

Setting the elements of an array to zero, but using pointers to memory addresses! Data declarations (C code – *NOT Java!!!*):-

Variable '*ap*' is of *type* 'pointer to integer' and will hold an address (a pointer in C) unsigned i ; int array[10] ; int *ap ;

ap = array ; // put the address of *array* into *ap* for (i=0; i<10; i++) {

*ap = 0; // store 0 in the location pointed to by *ap* ap++; // increment the address in ap by 4 // ap now points at the next element of *array* GC03 Mips Code Examples



GC03 Mips Code Examples

10/7/2012

Let the variable *i* be stored in register \$4, and variable *ap* in \$6 Let 'array' of integers be stored at addresses 12345678_{16} - $1234569F_{16}$



10/7/2012

Other instructions that change the PC:

jump register : **jr rs** : pc <- rs : register contents into pc

Register value must be multiple of 4 (or processor stops) pc can be set to anywhere in memory (greater range than branches). This is used to perform function return, e.g. jr \$31,

N.B. Jumps can go a greater distance than branches. However jumps are never conditional unlike branches. Both are therefore necessary.

jump and link register : jalr rs, rd : rd <- pc ; pc <- rs

pc saved to register rd and then rs written into pc

Used for function (method) calls to anywhere in the address space.

Function (Method or Subroutine) Call



10/7/2012

Jump Instructions - *J Format*

6 Bits	26 Bits
ор	target

jump to target : j target : pc[bits 27:0] ← target*4
jump and link target : jal target
register 31 <- contents of pc ; pc[bits 27:0] ← target*4</pre>

In both cases lower 28 bits of PC register are loaded with (26 bits of target field * 4)

jal is a method call instruction saving the PC before changing it.

Detail : pc is always an integer multiple of 4: therefore value stored in target field of instruction for j and jal is target address divided by 4, i.e. least 2 bits are dropped, since they are always 00.

Note: the upper 4-bits of PC are unchanged by these instructions.

10/7/2012